DOCKET NO.: 1303.024US2




FIG. 1A (PRIOR ART)




FIG. 1B (PRIOR ART)

INVENTORS NAME: Leonard Forbes et al.

DOCKET NO.: 1303.024US2




FIG. 1C (PRIOR ART)






FIG. 2

INTEGRATED CIRCUIT MEMORY DEVICE AND METHOD INVENTORS NAME: Leonard Forbes et al. DOCKET NO.: 1303.024US2 TITLE:




INVENTORS NAME: Leonard Forbes et al. DOCKET NO.: 1303.024US2




INVENTORS NAME: Leonard Forbes et al.

DOCKET NO.: 1303.024US2




INVENTORS NAME: Leonard Forbes et al. DOCKET NO.: 1303.024US2




INVENTORS NAME: Leonard Forbes et al. DOCKET NO.: 1303.024US2

7/15




L. .


INVENTORS NAME: Leonard Forbes et al. DOCKET NO.: 1303.024US2



TITLE: INTEGRATED CIRCUIT MEMORY DEVICE AND METHOD INVENTORS NAME: Leonard Forbes et al. DOCKET NO.: 1303.024US2



INTEGRATED CIRCUIT MEMORY DEVICE AND METHOD INVENTORS NAME: Leonard Forbes et al. DOCKET NO.: 1303.024US2 TITLE:



DOCKET NO.: 1303.024US2

11/15






FIG. 6B



DOCKET NO.: 1303.024US2

12/15



VACUUM LEVEL 3.2eV **TUNNEL BARRIER** E_C EC E F CONTROL GATE ĒV ĒV Ev 705 709 713 701 703 707 711 **SILICON** POLY i **GATE METAL** LOW METAL | POLY **OXIDE** BARRIER c_2 C_1 FIG. 7A

DOCKET NO.: 1303.024US2




FIG. 7B

TITLE: INTEGRATED CIRCUIT MEMORY DEVICE AND METHOD INVENTORS NAME: Leonard Forbes et al. DOCKET NO.: 1303.024US2





FIG. 7C

TITLE: INTEGRATED CIRCUIT MEMORY DEVICE AND METHOD INVENTORS NAME: Leonard Forbes et al. DOCKET NO.: 1303.024US2






FIG. 9